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We present measurements of rubrene single crystal field-effect transistors with textbooklike trans-
fer characteristics, as one would expect for intrinsically trap-free semiconductor devices. Particularly,
the high purity of the crystals and the defect-free interface to the gate dielectric are reflected in
an unprecedentedly low subthreshold swing of 65 mV/decade, remarkably close to the fundamental
limit of 58.5mV/decade. From these measurements we quantify the residual density of traps by a
detailed analysis of the subthreshold regime, including a full numerical simulation. An exceedingly
low trap density of Dbulk = 1 × 10
13 cm−3eV−1 at an energy of ∼ 0.62 eV is found. This result
corresponds to one trap per eV in 108 rubrene molecules. The equivalent density of traps located
at the interface (Dit = 3 × 10
9 cm−2eV−1) is as low as in the best crystalline SiO2/Si field-effect
transistors. These results highlight the benefit of having van der Waals bonded semiconducting
crystals without electronically active states due to broken bonds at the surface.
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I. INTRODUCTION
Charge transport in semiconductors is strongly influ-
enced by the presence of traps, energetically located in
the band gap between the two transport levels. The
quantification of the density of these trap states (trap
DOS) is a crucial step towards understanding the electri-
cal properties of the materials. There are various ways
to determine the trap DOS experimentally, which range
from photoelectron spectroscopy1 over electron spin reso-
nance spectroscopy2 to direct measurements of the trans-
port properties of a semiconductor device3. A field effect-
transistor (FET) is a well suited device to study the trap
DOS, as the spectral distribution of charge traps can be
studied through changing the Fermi level by applying a
bias to the gate contact. This method has become a
powerful tool to study material properties in the field of
organic semiconductors4.
In the past three decades, organic field-effect-
transistors (OFET) have come a long way from the first
organic thin-film-transistor5 (OTFT) to single crystal
OFETs6 with mobilites surpassing 40 cm2/Vs.7 The first
generation of OFETs do not have any clearly distinguish-
able subthreshold regime, where an exponential depen-
dence of the drain current on the applied gate voltage
is expected. Through advancements in thin-film deposi-
tion methods it is possible to build OTFTs with a well-
pronounced subthreshold regime, comparable to inor-
ganic amorphous transistors.8,9 High-purity single crys-
tals of organic molecules10 led to OFETs with a steeper
subthreshold slope.11 To unleash the full performance of
these single crystals, a compatible gate dielectric is re-
quired, which does not introduce additional charge traps
in the semiconductor. More recently, it has been shown
that either an air-gap structure12,13 or a fluorinated poly-
mer results in high performance OFETs14,15 with a high
mobility and a steep turn-on, enabling fast switching
speed and low power consumption. To further improve
the turn-on characteristics, there has been a focus on thin
and high-κ dielectric layers to increase the gate capaci-
tance, leading to a lower subthreshold swing.16–21
In this study, we focus on the subthreshold regime from
a microscopic perspective, especially its relation to the
trap DOS. Single-crystal OFET measurements with ex-
tremely low subthreshold swing are presented, and the
theoretical description of the subthreshold current to
extract the trap DOS is summarized. Furthermore, a
method is derived to estimate the Fermi energy at the
turn-on voltage and thus the depth of these traps. The
range of validity of this analysis is assessed using a full
numerical simulation. With either method, we consis-
tently find an extremely low density of deep trap states
for rubrene, as low as in crystalline inorganic semicon-
ductors.
II. RUBRENE SINGLE CRYSTAL FETS
As a result of extensive studies on the quality of organic
FETs, we find that crystalline semiconductors in combi-
nation with a highly hydrophobic insulating surface leads
to best results.14 To explore the intrinsic limits of molec-
ular semiconductors, we build a series of rubrene single
crystal FETs in a bottom-gate/bottom-contact configu-
ration (Fig. 1) with the amorphous fluoropolymer Cytop
as gate dielectric. Cytop CTL-809M (Asahi glass, Bellex
Int.) is mixed 1:1 with the solvent CT-Solv-180, spin
coated on a pre-cleaned Si/SiO2 substrate and cured at
80◦C for 30min and at 120◦C for 1 h. The substrate han-
dling, the spin spin coating and Cytop curing are done in
ambient air. Evaporated Cr/Au and Au layers are used
as structured gate and source/drain electrodes, respec-
tively. The rubrene single crystals are grown by phys-
ical vapor transport10 from 98% pure source material
(Sigma-Aldrich) without any additional purifying steps
and they are attached to the prefabricated substrates by
flip crystal technique22,23 in ambient air under a white-
light microscope. Thereafter, we transfer the samples to
2FIG. 1. Colored photograph and schematic cross-section of
the single crystal OFET. The channel length and width are
100µm and 270µm, respectively. The spin-coated Cytop film
is 395 nm thick, resulting in a gate capacitance of 4.71 nF/cm2
(εcytop = 2.1 × ε0). The thickness of the rubrene crystal is
2.3µm.
a helium-filled glove box to perform the electrical mea-
surements. The OFETs are measured at room tempera-
ture (T = 295 K), by using a HP 4155 A semiconductor
parameter analyzer operated with instrument control.26
All devices show very similar electrical characteristics:
Mobilities extracted from the saturation and the linear
regime range from 10 to 15 cm2/Vs and on-off ratios
above 107 at Vg = −10V are reached. A common feature
is the extremely steep turn-on behavior with a subthresh-
old swing S in the range of 65 to 80mV/decade. None of
the devices show any hysteresis, i.e. no gate bias stress,
implying that there is no long-term charge trapping in
the OFET24,25. The gate leakage current is below the
noise level of the measurement setup at 200 fA. In the
linear regime, the drain currents scale linearly with the
gate voltage, which is a sign of a negligible small charge
injection barrier at the contacts.
Here, we discuss the transistor with the lowest subthresh-
old swing (Fig. 1). The rubrene crystal was laminated
in ambient air and measured in helium atmosphere at
room temperature (T = 295K), using a HP 4155A semi-
conductor parameter analyzer operated with instrument
control (iC).26
The transfer-curves for various drain voltages and the
output characteristics are shown in Fig. 2 and 3. The
2-point field-effect mobilities derived from the linear and
the saturation region, µlin = 13.0 cm2/Vs and µsat =
13.9 cm2/Vs, are remarkably high.
In the following we focus on the subthreshold regime
which is defined as the region between the turn-on and
the threshold voltage, in this device given as Von = 0.47V
and Vth = 0.23V (from saturation regime). In this
regime, the drain current increases exponentially with
the gate voltage, which is defined as the subthreshold
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FIG. 2. Measured transfer curve of the rubrene single-crystal
FET using a Cytop layer as gate dielectric. The device ex-
hibits no hysteresis and its on-off ratio is larger than 107. The
extracted mobility is µsat = 13.9 cm
2/Vs. In the subthreshold
regime (above Vth = 0.23V), the exponential dependence of
the currents on the gate voltage corresponds to a subthreshold
swing of S = 65mV/decade.
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FIG. 3. Output curves of the rubrene single crystal FET at
various values of the gate voltage. The linear zero-crossing (no
S-shape) is an indication for a negligibly low charge injection
barrier at the contacts.
slope (in units decade/V) or its inverse, the subthreshold
swing S (V/decade). The latter is best extracted from a
plot of the inverse logarithmic slope of the drain currents
versus gate voltage (Fig. 4). In this plot the extremely
steep exponential turn-on behavior becomes apparent:
In the subthreshold region (Fig. 4 inset), the curves
truncate at a minimal value of S = 65 ± 2mV/decade,
which is the subthreshold swing. The same value for
S is obtained from both sweep directions (no hystere-
sis) and lies remarkably close to the theoretical limit of
S = 58.5mV/decade at 295K.
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FIG. 4. Inverse logarithmic slope of the measured transfer
curves from Fig. 2. In the main panel, linear and satura-
tion regimes manifest themselves in the known way: Id ∝ Vg
and Id ∝ V
2
g , respectively. A magnification of the sub-
threshold region is shown in the inset. With increasing gate
voltage, the inverse slope approaches a subthreshold swing
value of 65mV/decade, very close to the theoretical limit of
58.5mV/decade.
III. SUBTHRESHOLD SWING AND TRAP
DENSITY
In the subthreshold region, where the gate voltage is
below the threshold voltage, the formation of a pinch-
off zone with a very low charge carrier density near the
drain contact leads to a suppression of the drift current.
The large gradient of the charge concentration between
the source and drain contact regions, however, gives rise
to a diffusion current which is independent of the drain
voltage, as long as the drain voltage is larger than a few
kBT/q.27,28 The subthreshold current is proportional to
the carrier concentration, which varies exponentially with
the gate voltage. Thus,
Id ∝ exp
(
qVg
n∗kBT
)
, (1)
where the so-called subthreshold slope depends on the
thermal energy kBT/q and the ideality parameter n∗.29
The subthreshold swing S is defined as the inverse of the
subthreshold slope27 and corresponds to the gate voltage
needed to increase the drain current by a factor of 10:
S =
kBT ln(10)
q
n∗ . (2)
The ideality parameter n∗ is associated with the density
of charge traps far away from the transport level, located
either at the semiconductor-insulator interface or in the
bulk of the semiconductor. Because of their relatively
large trapping energy, these states are called deep traps.
The parameter n∗ can be written as27
n∗ = 1 + Csc/Ci , (3)
where Ci is the capacitance of the gate dielectric per
unit area. The quality of the semiconducting material
expresses itself in an effective capacitance Csc, since the
filling of trap states while the Fermi energy is pushed
towards the transport level is equivalent to the charging
of a capacitor.31 Csc is distinct from the geometric ca-
pacitance of the semiconductor, Cgeomsc = εsc/tsc. While
Cgeomsc does not express itself in the DC transfer charac-
teristics, Csc affects the subthreshold swing. Rolland et.
al.30 have shown it to be directly dependent on the den-
sity of deep trap states in the bulk and at the interface:
Csc = q
√
εscDbulk + q2Dit , (4)
where Dbulk is the bulk trap density per volume and en-
ergy, Dit denotes the interface trap density per unit area
and energy and εsc is the permittivity of the semiconduc-
tor material.
For an ideal transistor without any traps, Csc is zero
and the parameter n∗ equals 1. Thus, there is a theoret-
ical limit for the subthreshold swing, given by Sideal =
kBT ln(10)/q which is 58.5mV/decade at 295K.
For a real semiconductor, however, the subthreshold
swing is larger than this minimum and the difference be-
tween the theoretical minimum and the measured sub-
threshold swing is a measure of the imperfection of the
transistor interface and the semiconductor material.
From the subthreshold swing alone, it is not a priori
possible to distinguish between trapping at the interface
and trapping in the depletion zone of the bulk, since both
contribute to an effective capacitance Csc, corresponding
to a trap concentration per unit area. However, we can
estimate the maximum density of interface traps con-
tributing to the measured subthreshold swing by setting
Dbulk to zero:
Dmaxit =
Ci
q2
(
qS
kBT ln(10)
− 1
)
. (5)
If at least part of the trap states are located in the bulk,
a reasonable assumption for the channel thickness is nec-
essary to convert the areal density into a volume density.
In general, this thickness is given by the Debye length
λ =
√
εsc/q2Dbulk, which was also used in the derivation
of eq. (4).29 Again, by setting Dit = 0 we obtain the
maximum contribution of bulk traps:
Dmaxbulk =
C2i
εscq2
(
qS
kBT ln(10)
− 1
)2
. (6)
Care must be taken when the above relations are applied
to nearly trap-free semiconductors or to very thin semi-
conducting layers as in evaporated or solution-processed
FETs. For such devices, λ can be of the same order as the
semiconductor thickness tsc and the charge carriers accu-
4mulate almost uniformly throughout the semiconductor.
In this situation, the charge transport in the subthreshold
region is essentially a volume phenomenon rather than
an accumulation of charge carriers within the first few
monolayers of the semiconductor32.
If the characteristic thickness of the conducting chan-
nel λ is larger than tsc, the relation (6) is no longer valid
to extract the maximum bulk trap density. From the
measured subthreshold swing and the device geometry,
one can directly asses if λ > tsc by rewriting the Debye
length λ in terms of S:
S
Sideal
<
εsc tins
tsc εins
+ 1 , (7)
where tins is the thickness and εins the permittivity of
the gate dielectric. Noteworthy, the borderline λ = tsc
is equivalent to the situation where the trap related ef-
fective capacitance Csc equals the geometric capacitance
Cgeomsc .
If the Debye length λ exceeds the crystal thickness tsc,
the analysis of S in terms of trap density is slightly mod-
ified:
Csc = q2 (Dit + tscDbulk) (8)
and accordingly the maximum bulk trap density is
Dmaxbulk =
Ci
q2 tsc
(
qS
kBT ln(10)
− 1
)
. (9)
After this discussion it is clear that from a physical
point of view the as measured subthreshold swing S is not
suitable for a direct comparison between different FETs.
Sometimes the subthreshold swing multiplied by the gate
capacitance has been used for this purpose, but this value
still depends on the geometry of the gate dielectric and
gives no information about the intrinsic properties of the
material. The key quantity to evaluate and compare the
quality of the semiconductor and its interface to the di-
electric is the capacitance of the transport channel Csc
obtained from S according to Eqs. (2) and (3).
IV. ESTIMATION OF THE TRAPPING
ENERGY
Not only can we extract the density of trap states dom-
inating the subthreshold region, but also their energy rel-
ative to the transport level using the following consider-
ations.
The subthreshold current is dominated by diffusion
and given by:33
Id = qWλD
pm,s − pm,d
L
, (10)
where W and L are the width and length of the chan-
nel, λ is the channel thickness and D is the diffusion
coefficient which is connected to the mobility µ by the
Einstein relation D = µkBT/q. Since in the subthresh-
old regime the concentrations of mobile charges near the
source, pm,s, and the drain, pm,d, differ by several orders
of magnitude, we set pm,d = 0. Furthermore, if the Fermi
level lies several kBT away from the transport level, pm,s
is given by Maxwell-Boltzmann statistics:
pm,s = Nband e
−
∆E
kB T , (11)
where Nband is the number of states in the transport level
and ∆E = EF − Ec is the Fermi energy relative to the
transport level Ec.
Again, we consider the two situations where the char-
acteristic channel thickness given by the Debye length
λ =
√
εsc/q2Dbulk is either smaller or larger than the ge-
ometric thickness tsc of the semiconductor. For λ < tsc,
combining Eqs. (10) and (11) results in
∆E = −kBT ln
(
q Id L
Nband WµkBT
√
Dmaxbulk
εsc
)
(12)
and the density of bulk traps per unit energy Dmaxbulk can
be obtained from the subthreshold swing by using Eq.
(6). Id is the drain current for which the minimal sub-
threshold swing is reached. If on the other hand the De-
bye length exceeds the thickness of the semiconducting
layer (λ > tsc) we obtain
∆E = −kBT ln
(
Id L
Nband W tsc µkBT
)
. (13)
With equation (12) or (13) the Fermi energy and thus
the energy of the deep trap states filled upon turn-on can
be estimated directly from macroscopic values.
We note in passing that the deepest ∆E that can be
probed is directly given by kBT and shows a logarithmic
dependence on the device geometry and the lowest mea-
surable current (limited by noise level or off scurrent).
Therefore, optimizing these parameters gives access to
deeper trap states.
V. NUMERICAL SIMULATION OF THE
SUBTHRESHOLD CURRENT
The analytical method discussed in the previous sec-
tions is convenient to estimate the density of deep trap
states. Its derivation29, however, is fairly involved, and
it is desirable to assess the validity of this model in de-
tail. We perform a series of numerical simulations of the
FET’s subthreshold current assuming a wide range of
bulk trap densities, and we compare the resulting sub-
threshold swing with the values predicted by the analyt-
ical model (Eq. 6).
For the numerical calculations, a new in-house imple-
mentation of a FET model is used: It solves the drift-
and diffusion equations in the presence of traps, similar
to previous simulators.34–36 The differential equations are
5solved in two dimensions for the entire operating regime
of the transistor and the trap DOS can be chosen arbi-
trarily. Methods to numerically solve these equations are
discussed in more detail e.g. in the book Analysis and
Simulation of Semiconductor Devices.37
The drift and diffusion equations for hole-only trans-
port consist of Poisson’s equation, the continuity equa-
tion, and the definition of the drift and diffusion current
density ~Jp:
~∇2Ψ = −
q
εsc
(pm + pt) (14)
~∇ · ~Jp + qR = −q
∂pm
∂t
(15)
~Jp = −q
(
µ pm ~∇Ψ+D ~∇pm
)
, (16)
where Ψ is the electric potential, pm and pt are the mo-
bile and trapped charge carrier densities, respectively, R
is the recombination rate (here R = 0) and µ denotes the
drift mobility for holes. The diffusion constant D is di-
rectly connected to the mobility by the Einstein relation.
This system of non-linear differential equations is dis-
cretized into finite differences and solved for the steady-
state (i.e. ∂pm/∂t = 0) in two dimensions, using the
Gauss-Newton algorithm.
Dirichlet boundary conditions are used to fix the po-
tential and the charge carrier density at the injecting con-
tacts. The interface to the insulating gate dielectric is de-
termined by the Neumann boundary condition ~Jp ·~n = 0,
and the electric fields in the semiconductor and the insu-
lator are connected by Gauss’ law,
εsc
∂Ψ
∂~n
∣∣∣∣
sc
− εins
∂Ψ
∂~n
∣∣∣∣
ins
= Qit , (17)
where ~n is the unit vector orthogonal to the interface
plane and Qit is the sheet density of additional charge at
the interface. For the simulations discussed here we set
Qit = 0.
The concentration of mobile and trapped charge carri-
ers is determined by a convolution of the density of states
with the Fermi-Dirac distribution for holes:
pm(EF , T ) =
∫
Dband(E) · (1 − f(E,EF , T )) dE (18)
pt(EF , T ) =
∫
Dtrap(E) · (1 − f(E,EF , T )) dE , (19)
where Dband and Dtrap are the spectral distribution of
band-like (mobile) states and traps, respectively. From
Eqs. (18) and (19) a relation pm(pt, T ) can be calculated
for any arbitrary distribution of conducting states and
traps.
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FIG. 5. Simulated transfer curves emphasizing the broad-
ening of the subthreshold swing upon increase of the bulk
trap DOS. (a) DOS input for the numerical calculations. (b)
Simulated transfer curves at 300K for the different bulk trap
densities. The transition from the saturation to subthreshold
regime is indicated by the threshold voltage (arrows). The
subthreshold swing of the rightmost curve corresponds to the
value of the measured FET (Fig. 2)
For this study, the DOS model illustrated in Fig. 5(a)
was used: A 0.3 eV wide constant band containing 3×1021
states per cm−3 represents the mobile states in the high-
est occupied molecular orbit level (HOMO). Since we are
focussing on the subthreshold region only, we assume for
simplicity a constant trap DOS in the energy range rele-
vant at the turn-on voltage. This approximation is rea-
sonable far away from the transport level, as has been
measured in previous studies on single-crystal and thin
film OFETs, where the trap DOS changes by a factor
of ∼ 2 within a few kBT .4,15,38 We vary the trap den-
sity over several orders of magnitude and calculate the
transfer characteristics in the subthreshold regime at dif-
ferent temperatures (example in Fig. 5(b)). From these
curves we take the minimum subthreshold swing S and
compare the values in Fig. 6 to the predictions by the
analytical model (Eq. 6 and 9, respectively) for the two
cases, λ ≶ tsc. First of all, we note the excellent agree-
ment in the entire parameter space. Furthermore, the
simulations confirm the need to distinguish between the
two ranges (dashed line in Fig. 6).
VI. RESULTS AND DISCUSSION
The measured low subthreshold swing of 65mV/decade
(Figs. 2 and 4) is a direct consequence of an exception-
ally low density of deep traps (Table I). Assuming all the
measured trap states to be located at the interface, we
calculate a Dmaxit of 3× 10
9 cm−2eV−1. We compare this
density to the number of rubrene molecules at the inter-
face: The lattice parameters of an orthorhombic rubrene
crystal are a = 26.9Å, b = 7.2Å, c = 14.4Å,39 leading
to a density of 9.6 × 1013 unit cells per cm2 in the b-c-
plane (according to the crystallographic axis-definition)
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FIG. 6. Extraction of the bulk trap DOS from the sub-
threshold swing: Comparison of the simulated subthreshold
swing (symbols) and the corresponding prediction by the an-
alytical model (lines) as function of the bulk trap density and
for a range of temperatures. In the region below the dashed
line, the Debye length λ is shorter than the semiconductor
thickness, i.e. the characteristic channel thickness is limited
by device geometry. For decreasing trap density, the values of
S approach their theoretical minimum for the trap-free case,
indicated by the (rounded) numbers in the bottom left corner.
and thus to a molecule density of 3.9×1014 cm−2. There-
fore, the deep trap density per eV is less than 1 in 105
molecules. Alternatively, if we we assume all the traps to
be distributed throughout the bulk, the same reasoning
leads to a density of defects electronically active far away
from the transport level of 1 in 108 molecules per eV.
Considering the rather limited chemical purity of the
source material (98%), the density of measured defects is
remarkably low. This manifests the efficient purification
during growth of the crystal by physical vapor transport.
Furthermore, the equivalent interface trap density of only
Dit = 3 × 109 cm−2eV−1 compares very favorably with
the best crystalline SiO2/Si interfaces, whereDit is in the
range of 1010 cm−2eV−1 (to the best of our knowledge40).
At turn-on, where the subthreshold swing and thus
the trap density has been determined, the Fermi level is
calculated to be ∆E = 0.62 eV above the transport level
(Eq. 13).
These results indicate that the bulk of the rubrene sin-
gle crystal is almost defect free, owing to the growth pro-
cess by physical vapor transport. Also, in contrast to
inorganic crystalline semiconductors, no dangling bonds
are present on the surface of the van der Waals bonded
molecular crystal, which in turn leads to no additional
charge traps. Furthermore, the small density of traps
per molecule at the surface suggest that any possible in-
trinsic surface states associated with the termination of
a perfectly defect free crystal lattice do not result in a
localization of charge carriers. In general, chemical or
physical adsorption of molecules to either the Cytop or
rubrene is suppressed by their inert surface properties.
param. value unit
T 295 K
S 65± 2 mV/dec
µsat 13.9 cm2/Vs
n∗ 1.11± 0.03
Ci 4.71± 0.09 nF/cm2
Csc 0.52± 0.16 nF/cm2
εsc,rel 3.5
Dmaxbulk (1.3± 0.4)× 10
13 cm−3eV−1
Dmaxit (3± 1)× 10
9 cm−2eV−1
∆E 0.62 eV
TABLE I. Results and parameters relevant for the extraction
deep trap density in the measured rubrene single crystal FET.
From the methodic aspect, these measurements are of
particular interest because the calculated Debye length of
∼ 4µm places this device in the parameter space where
the channel thickness at turn-on is limited by the crys-
tal thickness (2.3µm). The comparison of the analytical
DOS extraction method with the numerical simulations
reveals good general agreement in a broad range of bulk
trap densities and temperatures (Fig. 6). Not surpris-
ingly, the small deviations are most pronounced near the
borderline at which we distinguish between the situations
of a characteristic channel length shorter or larger than
the actual semiconductor thickness. However, even in
this region the difference in Dbulk is at most half an order
of magnitude, indicating that this method is well suited
also for OFETs with a nearly trap-free interface and bulk,
or with a very thin semiconducting layer.
VII. CONCLUSION
The rubrene FETs in this study have an extremely
low density of deep trap states, indicating the high
quality of the semiconductor. Here, this quality is
seen in an unprecedentedly low subthreshold swing of
S = 65mV/decade at room temperature, which lies
remarkably close to the theoretical trap free limit at
58.5mV/decade.
An analytical method is shown to be well suited to
experimentally access the density of deep bulk and in-
terface traps from the subthreshold region of FET trans-
fer curves. This method was verified by a comparison
to numerical simulations of the subthreshold current. A
novel way to estimate the trapping energies was presented
which additionally provides the energy range dominating
the subthreshold region.
With this in-depth analysis we estimate a trap density
of Dbulk = 1 × 1013 cm−3eV−1, or equivalently Dit =
3× 109 cm−2eV−1, at 0.62 eV above the transport level.
Thus, the deep trap densities in the best organic sin-
7gle crystal FETs can be lower than in the most advanced
crystalline SiO2/Si transistor (DSiit = 10
10 cm−2eV−1.40).
This may come as a surprise considering the flip-crystal
fabrication of the OFETs which does not involve any
UHV equipment.
In fact, the low trap density is an immediate conse-
quence of the electronically inert and chemically stable
surface of the van der Waals bonded molecular organic
semiconductors as well as their intrinsically trap-free in-
terface with the gate dielectric. These highly pure crys-
tals are a promising base for further studies of the intrin-
sic electronic properties of organic semiconductors.
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